



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/551,266

09/29/2005

Toshiro Akino

9694D-000025/US

3385

30593 7590 01/21/2010  
HARNESS, DICKEY & PIERCE, P.L.C.  
P.O. BOX 8910  
RESTON, VA 20195

EXAMINER

O TOOLE, COLLEEN J

ART UNIT

PAPER NUMBER

2816

MAIL DATE

DELIVERY MODE

01/21/2010

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/551,266	<b>Applicant(s)</b> AKINO, TOSHIRO	
	<b>Examiner</b> COLLEEN O'TOOLE	<b>Art Unit</b> 2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 04 November 2009.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-8 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948)                        | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 4, 2009 has been entered.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishibashi et al. (U.S. Patent 6,864,539, hereafter Ishibashi) in view of Gang (U.S. Patent 6,225,834) and further in view of Shimomura et al. (JP10-189957 as listed in the Information Disclosure Statement filed September 29, 2005).

Claim 1: Ishibashi teaches a lateral bipolar CMOS integrated circuit (Figures 6-7) comprising:

an inverter circuit (1, 2) comprising an n-channel MOS transistor (2) and a p-channel MOS transistor (1), and having four terminals of:

Art Unit: 2816

a gate input terminal (G connected to IN) connected with the gates of the n-channel MOS transistor and the p-channel MOS transistor (1, 2);

an output terminal (OUT) connected with the drains of the n-channel MOS transistor and the p-channel MOS transistor (1, 2 at D);

a p-type base terminal (node between 21 and 22) connected with a p-type substrate of the n-channel MOS transistor (2); and

an n-type base terminal (node between 11 and 12) connected with an n-type substrate of the p-channel MOS transistor (1). Ishibashi does not teach that the n-channel or p-channel MOS transistors act in a hybrid mode or that the diodes 11, 12, 21 and 22 form bipolar transistors. Gang teaches the use of a hybrid circuit (Figures 5a and 5b) that comprise an n-channel MOS transistor (Figure 5a) and a p-channel MOS transistor (Figure 5b) connected with lateral bipolar transistors (NPN, PNP), wherein

the n-channel MOS transistor operates in a hybrid mode which is the hybrid of an operation mode of the MOS transistor and an operation mode of an npn lateral bipolar transistor which is inherent in the n-channel MOS transistor, and

the p-channel MOS transistor operates in a hybrid mode which is the hybrid of an operation mode of the MOS transistor and an operation mode of a pnp lateral bipolar transistor which is inherent in the p-channel MOS transistor (column 4 lines 25-36). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the hybrid circuit taught by Gang as the inverter transistors taught by Ishibashi to lower the threshold voltages of the transistors and operate the circuit at a lower voltage (column 4 lines 28-31). The combined circuit further teaches:

a current source (4, I<sub>bn</sub> of Ishibashi) connected with the p-type base terminal of the n-channel MOS transistor (2); and

a current source (3, I<sub>bp</sub>) connected with the n-type base terminal of the p-channel MOS transistor (1). Ishibashi further teaches in the details of Figure 6 shown in Figure 7 that the current sources 3 and 4 can be individually controlled by control signals C<sub>bn</sub> and C<sub>bp</sub> (column 10 lines 66-67, column 11 lines 1-5); and

wherein when the forward pulse current (from current source 3) flows to the p-type base terminal, a collector current (output of bipolar transistor NPN) having a value approximately equal to the current flowing to the p-type base terminal times a current amplification factor (inherent in the functionality of a bipolar transistor in forward bias) is generated and no current flows to the n-type base terminal of the p-channel MOS transistor (input current is zero and therefore PNP does not conduct current). Ishibashi and Gang do not specifically teach that the current sources are maintained at about 0 when the input voltage to the gate input terminal is approximately constant at a high level and constant at a low level. Shimomura teaches an inverter and body biasing control circuits 103 and 104 (Figure 2). Shimomura further teaches biasing the body of transistors 101 and 102 only during transitions of the input and output of the inverter ([0016]); and

wherein a forward pulse current (I<sub>BN</sub>) flows from the current source connected with the p-type base terminal of the n-channel MOS transistor (102) to the p-type base terminal in synchronization to switching when the input voltage (I<sub>N</sub>) to the gate input terminal switches from the low level to the high level (Figure 3). It would have been

Art Unit: 2816

obvious to one of ordinary skill in the art at the time the invention was made to have used the body biasing control signals taught by Shimomura in the combined circuit of Ishibashi and Gang to minimize the power dissipation of the current source circuit ([0016]).

Claim 2: Ishibashi further teaches that the gate input terminal (IN), the p-type base terminal (node between 21 and 22) and the n-type base terminal (node between 11 and 12) are input terminals of the inverter circuit (Figure 6), and the output terminal (OUT) is an output terminal of the inverter circuit (at D), and the inverter circuit outputs, at the output terminal, a high-level or low-level voltage fed to the gate input terminal as an inverted level voltage (inherent in the functionality of an inverter).

Claim 3: The combined circuit further teaches that the input voltage to the gate input terminal switches from the high level to the low level, a forward pulse current flows from the current source connected with the n-type base terminal of the p-channel MOS transistor to the n-type base terminal in synchronization to switching (column 10 lines 9-29 of Ishibashi, [0016] of Shimomura).

Claim 4: The combined circuit further teaches a voltage source (V<sub>dd</sub>) and a ground source (V<sub>ss</sub>), wherein the current source (4; Figures 6 and 7) connected with the p-type base terminal of the n-channel MOS transistor (2) is formed by a pull-up p-channel MOS transistor (40) comprising a source terminal, a drain terminal and a substrate

Art Unit: 2816

terminal, the drain terminal is connected with the p-type base terminal ( $V_{bn}$ ), and the source terminal and the substrate terminal are connected with the voltage source ( $V_{dd}$ ), and

the current source (3) connected with the n-type base terminal of the p-channel MOS transistor (1) is formed by a pull-down n-channel MOS transistor (34) comprising a source terminal, a drain terminal and a substrate terminal, the drain terminal is connected with the n-type base terminal ( $V_{bp}$ ), and the source terminal and the substrate terminal are connected with the ground source ( $V_{ss}$ ).

Claims 5-8: Shimomura further teaches that the inverter circuit comprising the n-channel MOS transistor and the p-channel MOS transistor is used as a CMOS standard cell in the operation mode of the MOS transistor, but is used in the hybrid mode when a large load is connected with an output from the CMOS standard cell ([0015], [0016]). It is noted that claims 5-8 recite the same limitations and differ only in their parent claims.

### ***Response to Arguments***

4. Applicant's arguments with respect to claims 1-8 have been considered but are moot in view of the new grounds of rejection.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to COLLEEN O'TOOLE whose telephone number is (571)270-1273. The examiner can normally be reached on M-F 8:30-5:00pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lincoln Donovan can be reached on (571) 272-1988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/C. O./  
Examiner, Art Unit 2816  
/Lincoln Donovan/  
Supervisory Patent Examiner, Art Unit 2816